Skip to content
#

sta

Here are 33 public repositories matching this topic...

VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes contro…

  • Updated Jul 21, 2020
  • Coq

The objective is to take a simple counter design from the RTL (Register Transfer Level) stage to the GDSII format using Cadence tools with a 90nm Process Design Kit (PDK).. The tools used in this process include Xcelium for simulation and coverage analysis, Genus for synthesis, Innovus for physical design, and Pegasus/PVS for physical verification.

  • Updated Jul 13, 2024
  • Tcl

Improve this page

Add a description, image, and links to the sta topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the sta topic, visit your repo's landing page and select "manage topics."

Learn more