Skip to content
This repository has been archived by the owner on Jan 31, 2022. It is now read-only.

v3.7.1

Pre-release
Pre-release
Compare
Choose a tag to compare
@evka85 evka85 released this 27 Nov 15:32
· 90 commits to v3 since this release
32f67c1

ADC0 and ADC1 registers have been renamed to ADC0_CACHED and ADC1_CACHED, which are now returning a value from CTP7 cache instead of the VFAT itself (this is faster and will not trigger a timeout in Zynq). To update the cache the user has to read or write ADC0_UPDATE or ADC1_UPDATE registers (this will take up to 20us to update the cache)