Skip to content

Actions: alexforencich/verilog-pcie

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
17 workflow runs
17 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Add example design for Alveo U55C
Regression Tests #159: Commit 25156a9 pushed by alexforencich
April 26, 2024 17:15 35m 10s master
April 26, 2024 17:15 35m 10s
Add example design for Alveo U55N/C1100
Regression Tests #158: Commit 195be74 pushed by alexforencich
April 26, 2024 05:53 35m 4s master
April 26, 2024 05:53 35m 4s
Register cfg_mgmt signals from US PCIe HIP
Regression Tests #157: Commit beb6bb0 pushed by alexforencich
February 14, 2024 01:09 36m 23s master
February 14, 2024 01:09 36m 23s
Generate tx_limit statistics output when hitting the CPLH/CPLD buffer…
Regression Tests #156: Commit b856007 pushed by alexforencich
January 14, 2024 21:29 34m 54s master
January 14, 2024 21:29 34m 54s
Bring out pcie_user_clk on SMA connectors on VCU108 and VCU118
Regression Tests #155: Commit 917a984 pushed by alexforencich
December 13, 2023 04:57 33m 31s master
December 13, 2023 04:57 33m 31s
Add explicit python3 prefix to all python paths in test suite
Regression Tests #154: Pull request #42 opened by dbarrie
December 7, 2023 08:50 1h 12m 54s dbarrie:fix-wsl-paths
December 7, 2023 08:50 1h 12m 54s
Allow pcie_tlp_demux_bar to demux on BAR ID 6 (Option ROM)
Regression Tests #153: Pull request #41 opened by dbarrie
December 7, 2023 08:50 47m 13s dbarrie:demux-rom-bar
December 7, 2023 08:50 47m 13s
Allow BAR_IDS to specify BAR 6 in pcie_tlp_demux_bar
Regression Tests #152: Pull request #36 synchronize by dbarrie
December 7, 2023 08:14 35m 50s dbarrie:master
December 7, 2023 08:14 35m 50s
Fix assignment type
Regression Tests #151: Commit 2074d72 pushed by alexforencich
September 23, 2023 00:08 59m 28s master
September 23, 2023 00:08 59m 28s
Configure RC model to split on all RCB boundaries during RX completio…
Regression Tests #149: Commit 75126f1 pushed by alexforencich
June 24, 2023 05:38 1h 42m 36s master
June 24, 2023 05:38 1h 42m 36s
Use correct offsets in testbench
Regression Tests #148: Commit d730369 pushed by alexforencich
June 23, 2023 09:50 1h 1m 31s master
June 23, 2023 09:50 1h 1m 31s
Adjust testbench timeouts
Regression Tests #147: Commit 2f881e1 pushed by alexforencich
June 23, 2023 02:16 1h 15m 7s master
June 23, 2023 02:16 1h 15m 7s
Remove extraneous parameters from pcie_us_axi_dma_wr testbench
Regression Tests #146: Commit 4798f21 pushed by alexforencich
June 23, 2023 01:19 38m 8s master
June 23, 2023 01:19 38m 8s
Add completion buffer tests to example driver
Regression Tests #145: Commit aba315c pushed by alexforencich
June 22, 2023 23:51 37m 36s master
June 22, 2023 23:51 37m 36s
Update example designs based on results of buffer size tests
Regression Tests #144: Commit e59f5a0 pushed by alexforencich
June 21, 2023 23:26 1h 4m 53s master
June 21, 2023 23:26 1h 4m 53s
Fix TLP mux pause
Regression Tests #143: Commit 2359515 pushed by alexforencich
June 21, 2023 23:08 51m 16s master
June 21, 2023 23:08 51m 16s
Update example designs based on results of buffer size tests
Regression Tests #142: Commit ca655ca pushed by alexforencich
June 16, 2023 23:58 48m 8s master
June 16, 2023 23:58 48m 8s