SystemVerilog implementation of a multi-bank memory as part of "[F23] Digital Circuit Design" course
-
Updated
Dec 19, 2023 - SystemVerilog
SystemVerilog implementation of a multi-bank memory as part of "[F23] Digital Circuit Design" course
Add a description, image, and links to the multibank-memory topic page so that developers can more easily learn about it.
To associate your repository with the multibank-memory topic, visit your repo's landing page and select "manage topics."