Skip to content

Commit

Permalink
Writing Docs
Browse files Browse the repository at this point in the history
  • Loading branch information
Teddy-van-Jerry committed Jun 2, 2024
1 parent f9ebbf8 commit 282bf60
Show file tree
Hide file tree
Showing 6 changed files with 103 additions and 40 deletions.
92 changes: 53 additions & 39 deletions Cargo.lock

Some generated files are not rendered by default. Learn more about how customized files appear on GitHub.

3 changes: 2 additions & 1 deletion Cargo.toml
Original file line number Diff line number Diff line change
Expand Up @@ -3,12 +3,13 @@ name = "pytv"
description = "Python Templated Verilog"
repository = "https://github.com/autohdw/pytv"
authors = ["Teddy van Jerry <me@teddy-van-jerry.org>"]
version = "0.5.5"
version = "0.5.6"
readme = "README.md"
license = "GPL-3.0-or-later"
keywords = ["verilog", "python", "template", "generation"]
categories = ["template-engine", "compilers", "development-tools"]
exclude = [
"docs/*",
"examples/*",
"target/*",
"Cargo.lock",
Expand Down
39 changes: 39 additions & 0 deletions docs/pytv-docs.tex
Original file line number Diff line number Diff line change
@@ -0,0 +1,39 @@
\documentclass{article}
\usepackage{cite}
\usepackage[hidelinks]{hyperref}

\newcommand{\pytvversion}{0.5.6}

\title{PyTV: Python Templated Verilog}
\author{Wuqiong Zhao}

\begin{document}

\maketitle

\begin{abstract}
PyTV (Python Templated Verilog)%
\footnote{This is the documentation to PyTV version \texttt{\pytvversion{}}.}
is a Rust library and binary tool that extends Verilog with Python templating.
\end{abstract}

\tableofcontents

\section{Introduction}\label{sec:introduction}
\input{sections/introduction}

\section{Installation}\label{sec:installation}
\input{sections/installation}

\section{Syntax Specifications}\label{sec:syntax}
\input{sections/syntax}

\bibliographystyle{IEEEtran}
\phantomsection
\addcontentsline{toc}{section}{References}
\bgroup
\small
\bibliography{IEEEabrv, ref}
\egroup

\end{document}
Empty file added docs/sections/installation.tex
Empty file.
9 changes: 9 additions & 0 deletions docs/sections/introduction.tex
Original file line number Diff line number Diff line change
@@ -0,0 +1,9 @@
% Templated languages
One method of auto generation of parameterized hardware relies on templated languages.
AHDW \cite{zhao2023automatic} is a language building upon Verilog with custom syntax for parameterized hardware.
% PyTV's advantage

% PyTV project information
PyTV is open-source at \url{https://github.com/autohdw/pytv}
and is distributed under the GPL-3.0 license.
The Rust crate is available at \url{https://crates.io/crates/pytv}.
Empty file added docs/sections/syntax.tex
Empty file.

0 comments on commit 282bf60

Please sign in to comment.