An accelerated implementation of the kNN algorithm on the Kria KV260 FPGA
-
Updated
Aug 2, 2024 - C++
An accelerated implementation of the kNN algorithm on the Kria KV260 FPGA
FPGA Acceleration for the LoFreq variant caller
An Optimal Microarchitecture for Stencil Computation Acceleration Based on Nonuniform Partitioning of Data Reuse Buffers on FPGAs
tinyVTA - A General Purpose FPGA-based DNN Accelerator
A Vitis & Vivado project (for the Basys3 board (Atrix-7 FPGA)) that reads integers input on the switches sequentially, adds them up and displays them on the 7 segment diaplay. Demonstrates Microblaze, AXI and AXI streams.
Hardware accelerator for Image processing in FPGA
Vitis (Vivado) HLS Examples
Flexible Linear Algebra with Matrix-Empowered Synthesis (for Vitis HLS)
A Vitis & Vivado project (for the Basys3 board (Atrix-7 FPGA)) that generates primes and sums them up over an AXI memory interface.
Accelerated Stencil Computation with Optimized Dataflow Architecture on FPGAs
Advanced multi-band GNSS SDR front-end implementation in an RFSoC integrated circuit. GPL-3.0 license
Mixing HLS and Backend Versions in Vitis
A hardware rasterizer created for real-time rendering
Add a description, image, and links to the vitis-hls topic page so that developers can more easily learn about it.
To associate your repository with the vitis-hls topic, visit your repo's landing page and select "manage topics."