{"payload":{"pageCount":10,"repositories":[{"type":"Public","name":"cheshire","owner":"pulp-platform","isFork":false,"description":"A minimal Linux-capable 64-bit RISC-V SoC built around CVA6","allTopics":["asic","riscv","systemverilog","rtl-design","fpga","simulation"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":20,"issueCount":5,"starsCount":180,"forksCount":39,"license":"Other","participation":[4,0,0,1,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,2,3,0,2,2,1,1,0,0,0,1,1,0,0,0,0,0,0,0,0,0,1,3,1,0,0,0,0,0,1,0,2,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-19T22:09:07.267Z"}},{"type":"Public","name":"cva6","owner":"pulp-platform","isFork":true,"description":"This is the fork of CVA6 intended for PULP development.","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":7,"issueCount":1,"starsCount":14,"forksCount":673,"license":"Other","participation":[19,8,14,21,7,11,14,16,11,9,17,15,11,2,4,7,8,7,9,6,11,16,6,1,0,0,0,0,0,0,2,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-19T20:27:57.060Z"}},{"type":"Public","name":"FlooNoC","owner":"pulp-platform","isFork":false,"description":"A Fast, Low-Overhead On-chip Network","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":2,"issueCount":10,"starsCount":116,"forksCount":18,"license":"Apache License 2.0","participation":[0,5,0,1,0,3,0,5,0,3,0,0,0,0,0,3,6,0,0,2,0,0,1,1,1,1,1,0,0,0,0,2,0,0,0,0,0,0,0,2,2,0,0,2,0,0,0,0,0,1,0,8],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-19T18:22:22.191Z"}},{"type":"Public","name":"chimera","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":2,"issueCount":8,"starsCount":5,"forksCount":1,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-19T16:46:06.461Z"}},{"type":"Public","name":"ara","owner":"pulp-platform","isFork":false,"description":"The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core","allTopics":["asic","cpu","vector","riscv","ara","rvv","rv64gcv"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":10,"issueCount":55,"starsCount":353,"forksCount":125,"license":"Other","participation":[0,0,0,2,2,0,2,7,0,9,8,1,1,0,0,0,0,0,0,0,0,2,4,5,8,2,0,0,0,0,0,0,0,1,0,0,4,1,10,9,6,1,1,0,2,0,7,3,10,1,1,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-19T12:28:17.487Z"}},{"type":"Public","name":"spatz","owner":"pulp-platform","isFork":false,"description":"Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":1,"issueCount":1,"starsCount":66,"forksCount":15,"license":"Apache License 2.0","participation":[1,0,0,0,0,0,0,0,0,0,2,0,0,0,0,2,0,0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-19T11:24:33.486Z"}},{"type":"Public","name":"hwpe-doc","owner":"pulp-platform","isFork":false,"description":"Specification and documentation for HWPEs","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":2,"starsCount":7,"forksCount":2,"license":null,"participation":[0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-17T20:25:06.043Z"}},{"type":"Public","name":"mempool","owner":"pulp-platform","isFork":false,"description":"A 256-RISC-V-core system with low-latency access into shared L1 memory.","allTopics":["asic","risc-v","manycore"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":8,"issueCount":3,"starsCount":264,"forksCount":44,"license":"Apache License 2.0","participation":[4,0,7,0,0,3,0,3,0,1,2,13,2,0,4,2,0,1,5,0,0,6,7,1,28,9,20,0,0,0,1,2,1,0,0,0,0,0,1,0,0,0,0,0,0,0,2,3,0,0,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-17T14:00:01.755Z"}},{"type":"Public","name":"croc","owner":"pulp-platform","isFork":false,"description":"A PULP SoC for education, easy to understand and extend with a full flow for a physical design.","allTopics":["asic","riscv","systemverilog","rtl-design"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":10,"forksCount":2,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,6,2,1,13,0,0,1,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-17T08:20:12.880Z"}},{"type":"Public","name":"astral","owner":"pulp-platform","isFork":true,"description":"A space computing platform built around Cheshire, with a configurable number of safety, security, reliability and predictability features with a ready-to-use FPGA flow on multiple boards.","allTopics":["c","fpga","space","accelerator","riscv","systemverilog","multicore","safety-critical","heterogeneous-computing"],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":7,"issueCount":0,"starsCount":4,"forksCount":13,"license":"Other","participation":[43,53,41,33,25,26,8,10,4,1,6,1,3,1,3,2,0,0,4,0,4,0,3,4,1,1,3,0,1,1,5,4,2,9,14,12,11,7,6,11,12,22,4,4,2,1,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-17T05:43:58.182Z"}},{"type":"Public","name":"common_cells","owner":"pulp-platform","isFork":false,"description":"Common SystemVerilog components","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":5,"issueCount":28,"starsCount":494,"forksCount":138,"license":"Other","participation":[4,0,0,0,1,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,5,1,2,0,0,2,0,2,0,0,1,0,0,0,0,1,0,0,1,3,0,0,0,0,0,2,0,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-16T10:53:16.115Z"}},{"type":"Public","name":"opentitan","owner":"pulp-platform","isFork":true,"description":"OpenTitan: Open source silicon root of trust","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":0,"starsCount":1,"forksCount":745,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-16T10:23:56.928Z"}},{"type":"Public","name":"pulp_cluster","owner":"pulp-platform","isFork":false,"description":"The multi-core cluster of a PULP system.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":3,"issueCount":4,"starsCount":55,"forksCount":21,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-16T10:22:01.343Z"}},{"type":"Public","name":"obi","owner":"pulp-platform","isFork":false,"description":"OBI SystemVerilog synthesizable interconnect IPs for on-chip communication","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":3,"issueCount":0,"starsCount":9,"forksCount":1,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,2,3,0,0,0,7,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-16T09:02:46.453Z"}},{"type":"Public","name":"pulp-ethernet","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":2,"issueCount":0,"starsCount":8,"forksCount":1,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,3,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T11:37:28.298Z"}},{"type":"Public","name":"occamy","owner":"pulp-platform","isFork":false,"description":"A high-efficiency system-on-chip for floating-point compute workloads.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":7,"starsCount":15,"forksCount":11,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T09:50:40.146Z"}},{"type":"Public","name":"pulp-trainlib","owner":"pulp-platform","isFork":false,"description":"Floating-Point Optimized On-Device Learning Library for the PULP Platform.","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":2,"issueCount":4,"starsCount":25,"forksCount":15,"license":"Apache License 2.0","participation":[14,6,0,2,0,1,0,0,3,3,8,5,1,0,0,6,3,5,6,5,8,8,16,1,4,14,3,16,24,19,4,1,0,1,1,1,8,12,5,16,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T09:08:27.614Z"}},{"type":"Public","name":"ITA","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":0,"starsCount":8,"forksCount":0,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-11T17:29:35.402Z"}},{"type":"Public","name":"pulp-actions","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":1,"starsCount":7,"forksCount":3,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0,0,0,0,3,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-11T15:27:18.342Z"}},{"type":"Public","name":"register_interface","owner":"pulp-platform","isFork":false,"description":"Generic Register Interface (contains various adapters)","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":1,"starsCount":95,"forksCount":23,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-11T12:50:29.981Z"}},{"type":"Public","name":"axi_llc","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":8,"issueCount":2,"starsCount":17,"forksCount":15,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-10T17:12:09.912Z"}},{"type":"Public","name":"cheshire-ihp130-o","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":1,"starsCount":23,"forksCount":4,"license":"Other","participation":[0,0,2,2,0,0,1,2,0,0,4,3,5,0,0,2,6,5,0,0,15,0,0,0,1,0,0,0,0,12,9,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,7,0,0,1,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-10T15:06:15.432Z"}},{"type":"Public","name":"axi_vga","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":1,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-10T12:15:54.040Z"}},{"type":"Public","name":"safety_island","owner":"pulp-platform","isFork":false,"description":"A reliable, real-time subsystem for the Carfield SoC","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":3,"issueCount":0,"starsCount":9,"forksCount":3,"license":"Other","participation":[2,2,0,0,2,1,0,3,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,3,6,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-10T11:27:50.380Z"}},{"type":"Public","name":"snitch_cluster","owner":"pulp-platform","isFork":false,"description":"An energy-efficient RISC-V floating-point compute cluster.","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":9,"issueCount":19,"starsCount":49,"forksCount":47,"license":"Apache License 2.0","participation":[15,2,4,1,0,0,3,1,0,0,2,0,1,0,0,1,4,0,0,0,7,6,4,5,1,7,0,1,1,0,1,0,0,6,0,4,0,0,3,0,3,3,1,4,5,1,4,1,6,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-10T10:04:12.061Z"}},{"type":"Public","name":"serial_link","owner":"pulp-platform","isFork":false,"description":"A simple, scalable, source-synchronous, all-digital DDR link","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":15,"forksCount":8,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-09T16:17:06.394Z"}},{"type":"Public","name":"dram_rtl_sim","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":7,"forksCount":1,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,1,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,5,1,0,0,0,0,1,1,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-09T12:31:55.876Z"}},{"type":"Public","name":"ace","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":0,"starsCount":7,"forksCount":4,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-06T14:54:41.499Z"}},{"type":"Public","name":"svase","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":1,"starsCount":28,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-06T12:22:19.023Z"}},{"type":"Public","name":"dyn_spm","owner":"pulp-platform","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":1,"starsCount":2,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-05T17:05:22.655Z"}}],"repositoryCount":291,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"pulp-platform repositories"}