Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Mux primitive's Verilog test-bench compliance #2

Open
ruriktherus opened this issue Nov 10, 2011 · 0 comments
Open

Mux primitive's Verilog test-bench compliance #2

ruriktherus opened this issue Nov 10, 2011 · 0 comments
Assignees

Comments

@ruriktherus
Copy link
Contributor

The mux_tb.v test-bench should comply with our testing conventions, i.e. it should be compilable on its own with Icarus (without require -D macro definitions) and it should have the hooks for running it with the MyHDL co-simulator.

@ghost ghost assigned crowds0 Nov 10, 2011
@crowds0 crowds0 reopened this Nov 10, 2011
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

No branches or pull requests

2 participants