{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":508004484,"defaultBranch":"main","name":".github","ownerLogin":"Verilog-Solutions","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2022-06-27T17:35:42.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/101604056?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1719618810.0","currentOid":""},"activityList":{"items":[{"before":"dc4b2b127eb4e7e2c6a121cb855ee0152d96b755","after":"5a7b82784474762066dec21bca8ced5c98d3a893","ref":"refs/heads/main","pushedAt":"2024-09-12T14:22:54.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"mr-dddt","name":"Daniel.T","path":"/mr-dddt","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101603586?s=80&v=4"},"commit":{"message":"Merge pull request #20 from shouc/patch-1\n\nAdd NETZ","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2499863916\" data-permission-text=\"Title is private\" data-url=\"https://github.com/Verilog-Solutions/.github/issues/20\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/Verilog-Solutions/.github/pull/20/hovercard\" href=\"https://github.com/Verilog-Solutions/.github/pull/20\">#20</a> from shouc/patch-1"}},{"before":"649dcfc9873f94972e7e38c7fe93436cb7aaa775","after":"dc4b2b127eb4e7e2c6a121cb855ee0152d96b755","ref":"refs/heads/main","pushedAt":"2024-07-02T23:12:16.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Update README.md","shortMessageHtmlLink":"Update README.md"}},{"before":"4ba90fccbfec4aa44cec5b033e1e44f8c2a5fefc","after":"649dcfc9873f94972e7e38c7fe93436cb7aaa775","ref":"refs/heads/main","pushedAt":"2024-07-02T23:05:40.000Z","pushType":"pr_merge","commitsCount":23,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Merge pull request #19 from Verilog-Solutions/update-missing-reports\n\nUpdate missing reports","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2387304533\" data-permission-text=\"Title is private\" data-url=\"https://github.com/Verilog-Solutions/.github/issues/19\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/Verilog-Solutions/.github/pull/19/hovercard\" href=\"https://github.com/Verilog-Solutions/.github/pull/19\">#19</a> from Verilog-Solutions/update-missing-reports"}},{"before":"6b3fbae1c8fd2a3f1fac7e3dc651ac044d67e2a0","after":"a6acaea0ac86ea521262e1f01dcd3fefac903d23","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T23:02:12.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Update Mantle's README","shortMessageHtmlLink":"Update Mantle's README"}},{"before":"7b937e079aff83378405a06cb6bef1f3643b2734","after":"6b3fbae1c8fd2a3f1fac7e3dc651ac044d67e2a0","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T23:00:37.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Delete Audit/DODO_Audit/DODO_Stake_Contract_Audit_Report","shortMessageHtmlLink":"Delete Audit/DODO_Audit/DODO_Stake_Contract_Audit_Report"}},{"before":"b66578fb55f198e0df73df388aa584ac31706ac0","after":"7b937e079aff83378405a06cb6bef1f3643b2734","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T23:00:18.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Add files via upload","shortMessageHtmlLink":"Add files via upload"}},{"before":"ab6db7949063b0da59d16c96e45ef99358fd0b87","after":"b66578fb55f198e0df73df388aa584ac31706ac0","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T22:59:38.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Create DODO_Stake_Contract_Audit_Report","shortMessageHtmlLink":"Create DODO_Stake_Contract_Audit_Report"}},{"before":"d67b6c1ce47a62183f64c94a969e74c1ff75c565","after":"ab6db7949063b0da59d16c96e45ef99358fd0b87","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T22:59:00.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Delete Audit/Sonorus_Audit/Sonorus_ERC20_and_Vester_Audit_Report","shortMessageHtmlLink":"Delete Audit/Sonorus_Audit/Sonorus_ERC20_and_Vester_Audit_Report"}},{"before":"7fdd71cdc7b0c2a6be3a1547b58dd20bea4d6021","after":"d67b6c1ce47a62183f64c94a969e74c1ff75c565","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T22:58:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Add files via upload","shortMessageHtmlLink":"Add files via upload"}},{"before":"937650da4c1f3cc0d734b4c9738bd032a38fe834","after":"7fdd71cdc7b0c2a6be3a1547b58dd20bea4d6021","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T22:58:20.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Create Sonorus_ERC20_and_Vester_Audit_Report","shortMessageHtmlLink":"Create Sonorus_ERC20_and_Vester_Audit_Report"}},{"before":"c2dd8ada8a19a38b4ee439c652bd3ede2c83ffe3","after":"937650da4c1f3cc0d734b4c9738bd032a38fe834","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T22:57:22.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Add files via upload","shortMessageHtmlLink":"Add files via upload"}},{"before":"fd21ce631842c61d59d4a244a627a768ac354e77","after":"c2dd8ada8a19a38b4ee439c652bd3ede2c83ffe3","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T22:55:01.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Rename Untangled report","shortMessageHtmlLink":"Rename Untangled report"}},{"before":"f84edea0b8da43eea4708bd6cd18ae574e974839","after":"fd21ce631842c61d59d4a244a627a768ac354e77","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T22:53:32.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Reorganize reports","shortMessageHtmlLink":"Reorganize reports"}},{"before":"665a31956964bde9ffeb53c1e57654a19ea86043","after":"f84edea0b8da43eea4708bd6cd18ae574e974839","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T22:51:39.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Rename DODO report","shortMessageHtmlLink":"Rename DODO report"}},{"before":"273012d15cadd318b50200621ec6b7a0215b58bb","after":"665a31956964bde9ffeb53c1e57654a19ea86043","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T22:49:33.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Reorganize reports","shortMessageHtmlLink":"Reorganize reports"}},{"before":"4901537d28b11608c1cb3e1f034bf6add43cca89","after":"273012d15cadd318b50200621ec6b7a0215b58bb","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T22:47:31.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Capitalize reports","shortMessageHtmlLink":"Capitalize reports"}},{"before":"0dc5e1d052a164dc374c61f27dcaa2409f28dff1","after":"4901537d28b11608c1cb3e1f034bf6add43cca89","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T22:45:51.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Add missing reports","shortMessageHtmlLink":"Add missing reports"}},{"before":"03088a9991349fb681862ed1afed8f1da87e11c8","after":"0dc5e1d052a164dc374c61f27dcaa2409f28dff1","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T21:49:54.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Correct gemnify report","shortMessageHtmlLink":"Correct gemnify report"}},{"before":"dbf2a705b10d1eaebbcd8c09b6e7a4bdf6f1059a","after":"03088a9991349fb681862ed1afed8f1da87e11c8","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T21:48:37.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Delete Audit/Gemnify_Audit/Gemnify_Audit_Report","shortMessageHtmlLink":"Delete Audit/Gemnify_Audit/Gemnify_Audit_Report"}},{"before":"38cd7acad9d94a989bae784551b0b5f540915612","after":"dbf2a705b10d1eaebbcd8c09b6e7a4bdf6f1059a","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T21:48:08.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Add files via upload","shortMessageHtmlLink":"Add files via upload"}},{"before":"5430110994de723a9797a1f8f7a4f4ebafad7be9","after":"38cd7acad9d94a989bae784551b0b5f540915612","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T21:47:54.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Create Gemnify_Audit_Report","shortMessageHtmlLink":"Create Gemnify_Audit_Report"}},{"before":"27c019aa4f7abb023788068c900355576e998986","after":"5430110994de723a9797a1f8f7a4f4ebafad7be9","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T21:46:05.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Add gemnify audit","shortMessageHtmlLink":"Add gemnify audit"}},{"before":"e59e90e761bfab835ac7a049ef7596b81c1b3085","after":"27c019aa4f7abb023788068c900355576e998986","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T21:34:16.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Correct untangled finance","shortMessageHtmlLink":"Correct untangled finance"}},{"before":"1e4841c0fbcbcdea5bc72812c6f5f2c3a6ba4f68","after":"e59e90e761bfab835ac7a049ef7596b81c1b3085","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T21:30:30.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Remove duplicate","shortMessageHtmlLink":"Remove duplicate"}},{"before":"4ba90fccbfec4aa44cec5b033e1e44f8c2a5fefc","after":"1e4841c0fbcbcdea5bc72812c6f5f2c3a6ba4f68","ref":"refs/heads/update-missing-reports","pushedAt":"2024-07-02T21:27:55.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Add untangled report","shortMessageHtmlLink":"Add untangled report"}},{"before":null,"after":"4ba90fccbfec4aa44cec5b033e1e44f8c2a5fefc","ref":"refs/heads/update-missing-reports","pushedAt":"2024-06-28T23:53:30.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Merge pull request #18 from Verilog-Solutions/update-bend-v2-report\n\nUpdate bend v2 report","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2379448452\" data-permission-text=\"Title is private\" data-url=\"https://github.com/Verilog-Solutions/.github/issues/18\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/Verilog-Solutions/.github/pull/18/hovercard\" href=\"https://github.com/Verilog-Solutions/.github/pull/18\">#18</a> from Verilog-Solutions/update-bend-v2-report"}},{"before":"9b556cb3e280b1a63ce91117131331d953f7ff5d","after":"4ba90fccbfec4aa44cec5b033e1e44f8c2a5fefc","ref":"refs/heads/main","pushedAt":"2024-06-28T02:45:01.000Z","pushType":"pr_merge","commitsCount":7,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Merge pull request #18 from Verilog-Solutions/update-bend-v2-report\n\nUpdate bend v2 report","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2379448452\" data-permission-text=\"Title is private\" data-url=\"https://github.com/Verilog-Solutions/.github/issues/18\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/Verilog-Solutions/.github/pull/18/hovercard\" href=\"https://github.com/Verilog-Solutions/.github/pull/18\">#18</a> from Verilog-Solutions/update-bend-v2-report"}},{"before":"0fee133cfc82f04fd6b03898c67b1047e3015616","after":"2a6e3d586bb62b8bdaa0b64a30f5dffffc5a40c7","ref":"refs/heads/update-bend-v2-report","pushedAt":"2024-06-28T02:43:52.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Delete Audit/BendDAO_V2 /cd","shortMessageHtmlLink":"Delete Audit/BendDAO_V2 /cd"}},{"before":"9490fe482b6eed3104ecf91f7e5b7ce7dac1d63d","after":"0fee133cfc82f04fd6b03898c67b1047e3015616","ref":"refs/heads/update-bend-v2-report","pushedAt":"2024-06-28T02:42:12.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Add files via upload","shortMessageHtmlLink":"Add files via upload"}},{"before":"02a4b8f50774ddbf14df9b26cdb0ebf177228d0e","after":"9490fe482b6eed3104ecf91f7e5b7ce7dac1d63d","ref":"refs/heads/update-bend-v2-report","pushedAt":"2024-06-28T02:41:49.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rabin-Verilog","name":"Rabin | Verilog","path":"/Rabin-Verilog","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106140458?s=80&v=4"},"commit":{"message":"Create folder","shortMessageHtmlLink":"Create folder"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEtHyn8QA","startCursor":null,"endCursor":null}},"title":"Activity · Verilog-Solutions/.github"}