{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":595505521,"defaultBranch":"main","name":"FPGA_Architecture_and_CAD","ownerLogin":"Koyama-Tsubasa","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-01-31T08:10:04.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/48341641?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1675154372.1681778","currentOid":""},"activityList":{"items":[{"before":"8db0d47cb1657d274c538efa424b01e033991939","after":"c71374a08032795f52299a57849a7ce8c8de255a","ref":"refs/heads/main","pushedAt":"2023-06-05T14:55:30.487Z","pushType":"push","commitsCount":1,"pusher":{"login":"Koyama-Tsubasa","name":"K. Tsubasa","path":"/Koyama-Tsubasa","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/48341641?s=80&v=4"},"commit":{"message":"Update README.md","shortMessageHtmlLink":"Update README.md"}},{"before":"c311b574283067ee8d0dc401d36087100730b1e5","after":"8db0d47cb1657d274c538efa424b01e033991939","ref":"refs/heads/main","pushedAt":"2023-06-05T14:19:20.583Z","pushType":"push","commitsCount":1,"pusher":{"login":"Koyama-Tsubasa","name":"K. Tsubasa","path":"/Koyama-Tsubasa","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/48341641?s=80&v=4"},"commit":{"message":"Update README.md","shortMessageHtmlLink":"Update README.md"}},{"before":"08d9000b90b2386195e77cfb7ad91c84b99287b4","after":"c311b574283067ee8d0dc401d36087100730b1e5","ref":"refs/heads/main","pushedAt":"2023-05-22T05:12:47.923Z","pushType":"push","commitsCount":1,"pusher":{"login":"Koyama-Tsubasa","name":"K. Tsubasa","path":"/Koyama-Tsubasa","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/48341641?s=80&v=4"},"commit":{"message":"Update README","shortMessageHtmlLink":"Update README"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADOv_xUQA","startCursor":null,"endCursor":null}},"title":"Activity · Koyama-Tsubasa/FPGA_Architecture_and_CAD"}